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Abstract:
Training of deep neural networks (DNNs) is a computationally intensive task and re-
quires massive volumes of data transfer. Performing these operations with the conven-
tional von Neumann architectures creates unmanageable time and power costs. Recent
studies have shown that mixed-signal designs involving crossbar architectures are capa-
ble of achieving acceleration factors as high as 30,000× over the state of the art digital
processors. These approaches involve utilization of non-volatile memory (NVM) elements
as local processors. However, no technology has been developed to-date that can satisfy
the strict device requirements for the unit cell. This paper presents the superconduct-
ing nanowire-based processing element as a cross-point device. The unit cell has many
programmable non-volatile states that can be used to perform analog multiplication. Im-
portantly, these states are intrinsically discrete due to quantization of flux, which provides
symmetric switching characteristics. Operation of these devices in a crossbar is described
and verified with electro-thermal circuit simulations. Finally, validation of the concept in
an actual DNN training task is shown using an emulator.
Keywords: Neural network accelerators, mixed-signal computing, superconducting na-
noelectronics, crossbar architecture.
1
ar
X
iv
:1
90
7.
02
88
6v
1 
 [c
s.E
T]
  5
 Ju
l 2
01
9
2 BACKGROUND: CROSSPOINT ELEMENT REQUIREMENTS
1 Introduction
Deep neural networks (DNNs) [1] are powerful tools that are widely used in image recog-
nition [2], natural language processing [3] and big-data analytics [4]. Training of these
structures involves a high number of matrix multiplications and require massive volumes
of data transfer. As a result, time and power costs become unmanageable for larger imple-
mentations, which limits the scalability of the approach.
Acceleration of DNN training has attracted great attention in hardware research (i.e.
neuromorphic engineering). These approaches aim to build non-volatile memory (NVM)
based local processors to reduce the high volumes of data transfer suffered by conventional
von Neumann architectures [5]. Implementations involving phase change memory (PCM)
[6], resistive random access memory (RRAM), [7] and memristors [8, 9] have recently
emerged to realize mixed-signal accelerators.
The most common framework employed in these implementations is the crossbar ar-
chitecture [10]. The main idea behind this method is to store the matrix entries (weights)
in cross-point elements and perform multiplications locally. These frameworks reduce the
O(N3)1 computational complexity of matrix-matrix multiplication for digital processors to
O(N). Recently, an all-parallel update scheme has been demonstrated for crossbars that
combines computation and application of the weight updates to obtain O(N) complexity
as well [12]. This method extends the application of crossbars to training accelerators, on
top of inference machines. However, it also requires a set of strict device properties for
the unit cell that have not yet been achieved by any approaches to-date. Imperfections of
the unit cells lead to heavy training performance degradation and limit the approach to
inference applications only.
In this work, we first delineate the unit-cell requirements and then provide a super-
conducting nanowire-based design. Devices demonstrated in this paper have many pro-
grammable non-volatile states that can be used in analog multiplication. Furthermore,
their switching characteristics are inherently symmetric due to the quantized nature of
flux (equivalently, circulating current) in superconducting loops. The results shown in this
paper suggest that this new family of devices can unlock the full potential of crossbar-based
DNN training accelerators.
2 Background: Crosspoint Element Requirements
A crosspoint element can be defined as a local multiplier with a tunable multiplication
factor. The number of its programmable states defines the resolution of the multiplier. A
high ON/OFF ratio2 and a large number of states are desirable in order to have devices
with superior controllability. These states must also be non-volatile, with retention times
longer than the complete training procedure in order to enable incremental and implicit
updating.
As previously emphasized by Ref.[13], the switching dynamics between states should
be symmetric with low inter-device variation. Here we define symmetry as the state of
the cell remaining effectively unchanged, following an arbitrary sequence of increment
and decrement pulses of equal total number. Considering that the DNN training consists
of numerous small updates, the presence of any asymmetry creates drift terms in weight
1Using textbook matrix multiplication. It can be optimized to O(N2.373) using advanced algorithms [11].
2Ratio of the highest multiplication factor to the lowest.
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programming and leads to significant deterioration of the training performance3. Unlike
asymmetric updates (that are of drift-like nature), random noise (of diffusion-like nature)
in readout and/or update can be tolerated due to the intrinsic dynamics of neural network
training [12, 14]. Finally, to realize the aforementioned stochastic update scheme, switch-
ing of the device requires a thresholding mechanism to allow state changing only under
concurrent pulses on the row and column (see Sec. 3.3).
Due to the reasons listed above, to successfully implement an efficient DNN training
accelerator, a symmetric switching multi-level programmable non-volatile unit cell is es-
sential. These properties should be maintained at the device level since compensation
techniques limit the scalability of the approach. Methods that involve serial accessing to
individual devices reduce the acceleration factors significantly. On the other hand, ap-
proaches that introduce compliance circuits around the device impair the scalability of the
approach with inefficient device counts.
Upon the satisfaction of these strict criteria, mixed-signal frameworks can potentially
accelerate DNN training 30.000× with respect to the state-of-the-art digital processors
which is the reason behind the existing efforts in crosspoint element research in the nano-
electronics community [12].
3 Superconducting Nanowire-Based Processor
In this section, we will first discuss the operation dynamics of the superconducting nanowire-
based cross-point element. Then, a new method to perform analog multiplication with
these devices will be explained. Finally, system-level details of the crossbar architecture
will be shown with connection diagrams under different steps of the backpropagation al-
gorithm, and we will present an analysis of the periphery requirements.
3.1 State Representation and Programming
The superconducting nanowire-based processing element is essentially a superconducting
loop that employs a shunted constriction [15] as the writing element and a y-shaped cur-
rent combiner (yTron) [16] as the reading element (Fig.1a). As the current flowing in the
constriction branch is increased above nanowire’s switching current (ISW), it switches into
resistive (normal) state (Fig.1b-I). This event redirects the current from the constriction
branch into the loop (Fig.1b-II). Under the absence of current flow, the nanowire restores
its superconducting state and traps the excess current shuttled into the loop (Fig.1b-III).
The state of the unit cell can be represented by this circulating persistent current (Icirc) and
can be controlled through the constriction.
For an unshunted nanowire, this switching event is abrupt, meaning that even a single
event loads the loop to its maximum capacity. To have fine control over the current shuttled
into the loop, the constriction can be locally shunted by a resistor [15]. This shunt branch
dampens the switching characteristics of the constriction and prevents excess current from
flooding into the loop all at once (i.e. a portion of the current gets redirected through the
metal layer, Fig.1b-II). If the impedance of the shunt branch is sufficiently low, this shuttled
3Some requirements with the crosspoint element can be relaxed by using simple algorithmic manipula-
tions as explained in [13]. However, in a realistic scenario, all cells (N2) will bear different asymmetries.
However, in a parallelized update scheme, only (2N) variables can be accessed. This argument implies that
the need for symmetry is absolute.
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Figure 1: Programming of the cell and the fundamental characteristics of the subcomponents:
a) Circuit schematic of the unit cell. b) Constriction switches into resistive state as a response
to the increased current density on it (I). Due to the resistance of the constriction, current in the
loop redistributes, which allows the constriction to heal back to its superconducting state (II).
Once the loop is fully superconducting again, the excess current gets trapped inside the loop (III).
c) Notional I-V curve of a shunted nanowire which shows non-hysteretic characteristics [15]. d)
Notional characteristic graph for yTron, showing modulation of the switching current of the bias
arm as a function of current flowing in the sense arm [16]. Insets in (c) and (d) represent the
circuit symbols for the shunted nanowire and yTron.
current can be equivalent to a single flux quantum (SFQ, Φ◦) 4[15]. Considering that there
are no dissipative elements in the superconducting loop, this circulating current remains
unchanged indefinitely, which means that the state is perfectly non-volatile. Furthermore,
the inherently discretized nature of the system (flux quantization) ensures symmetric state
switching under SFQ control, since there are no stable intermediate states.
The number of programmable states N is given by N = 2ISW/∆I, where ISW is the
switching current5 of the narrowest part of the loop (which is the constriction) and ∆I is
4Circulating currents in a superconducting loop can only occur in integer multiples of Φ◦/Lloop, where
Φ◦ = h/2e = 2.07× 10−15 V s is the flux quantum, and Lloop is the device loop inductance. Therefore the
finest control over the current is limited by this quantization.
5The factor 2 comes from the range of ±ISW
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the circulating current difference between adjacent states (equivalent to Lloop × Φ◦ under
SFQ level control). Therefore, a higher number of programmable states can be achieved
by increasing the loop inductance. Unlike normal metals, superconductors possess a high
kinetic inductance, Lk (arising from the inertia of the charge carriers [17]). For such mate-
rials, the Lk can be orders of magnitude higher than the geometric inductance. Therefore,
large inductors can be realized without consuming excessive area.
Finally, to read the state of these devices, the circulating current, Icirc, should be sensed.
The current flowing in the sense arm modulates the switching current of the bias arm as
illustrated by Fig.1d. This effect is due to a simple geometric phenomenon known as the
current crowding [16]. Therefore, the point at which the bias arm switches indirectly
measures the current flowing in the sense arm (Icirc in a cell). Since the path of the
circulating current does not experience any switching event, the state of the loop remains
unchanged and the readout is non-destructive.
These features make this approach a perfect candidate for realizing a multi-level pro-
grammable non-volatile unit cell with inherently symmetric switching characteristics.
3.2 Analog Multiplication
In a conventional crossbar with resistive cross-point elements, analog multiplication is
implemented by Ohm’s law where the weight is represented by the conductance of the
element. Then, the contribution from each element is combined at the ends of columns via
Kirchoff’s law, forming the vector-matrix product. Superconducting devices, with infinite
DC conductance, need a new approach to implement multiplication.
W1
X1
t
W2
X2
Iread
t
Vout
y2,2
y2,1
y1,1
+_Vread
Iout
Icirc
∫dt Vout
Iread
Figure 2: Analog multiplication scheme for superconducting nanowire-based processor: The
circuit schematic for the multiplication operation (left). Input currents (Iread) and output voltages
(Vout) for three different cases (right). The state of the loop, Wi, determines the integration time
while the ramp height xj determines the integrand. The integrated output yi,j is proportional to
W 2x−1 for weight W and input x.
The multiplication system adopted in this work involves representation of the input
signals as voltage ramps (instead of constant voltage levels). This signal is then converted
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into current at each yTron (bias arm) with the use of a series resistor6. As a response to this
ramping input, the yTron’s bias arm switches at a certain level that is determined by the
state, Icirc, of that unit cell (Fig.2, ∝ W/x). After this switching event, the large induced
resistance of the bias arm (∼ kΩ) results in a precipitous drop of the output current.
The output of the multiplication operation is obtained by the integration of this output
current. For a unit cell that is set to a higher state (larger Icirc), the bias arm switches
at a higher current, corresponding to a later time in the ramps (see Fig.1d), producing
a larger integrated output. It can be analytically calculated that the integrated output is
proportional to the product of the cell state and the input with the relation given as W 2x−1.
3.3 Crossbar Architecture and Operation
The architecture used in this work is an implementation of the conventional crossbar ap-
proach [10], modified to be compatible with the stochastic update scheme. It is devised to
support the training process with the stochastic gradient descent (SGD), using the back-
propagation algorithm to compute the derivatives [18] in all three operation cycles: for-
ward pass, backward pass, and update.
The forward pass involves computing the product of the input vector with the weight
matrix. As explained in Sec.3.2, the transfer function of the unit cell for a given state and
output is proportional to W 2x−1. This transfer function can be used as the ”multiplication”
in DNN training with minor algorithmic changes. The division term can be removed by
representing inputs as x−1 instead of x. On the other hand, the W 2 term leads to a weight
dependent learning rate for each cell. As will be shown in Sec.4.4, this non-linear transfer
function is suitable for the purposes of the DNN training application.
Calculation of the backward pass can be done by employing the same method, only
with the difference of inverted input signs for convention purposes and interchanged in-
put/output terminals to represent the transpose of the weight matrix (Fig.3).
Updating of the cell follows the stochastic update scheme with the application of pulses
from rows and columns with opposite signs. Presence of both pulses provides sufficient
current to switch the shunted constriction into its normal state. This switching shuttles an
incremental current into, or out of, the loop depending on the input polarity as explained
in 3.1. Individual pulses are thresholded by the switching current of the constriction and
do not lead to any change. This behavior satisfies the AND operation requirement of the
method for implicit and all-parallel calculation of the update [12].
The peripheral circuitry for this crossbar can be built using readily available technolo-
gies such as cryo-compatible CMOS and Josephson Junctions (JJs). The elements required
for a full-scale integration includes Josephson transmission lines (JTLs), integrators, ana-
log to digital converters (ADCs), digital to analog converters (DACs), and non-linear func-
tion evaluators (e.g. CPU or ASIC). The architecture can then be used to accelerate training
of Restricted Boltzmann Machines (RBMs), fully connected neural networks[12], convo-
lutional neural networks (CNNs) [13], recurrent neural networks (RNNs), and long-short
term memory (LSTM) Networks [19].
6Voltage ramps are provided across forward input lines(or backward input lines for the backward pass)
where the other end of the yTron is connected to integrators, which are at ground level (Fig.3).
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Figure 3: Circuit schematic of a section of the crossbar array and connection schemes under
different operations: Forward pass involves application of inputs to the rows and the integration of
the product at the ends of columns. The backward pass is performed similarly, using the transpose
of the matrix. Update pulses are sent from both rows and columns from separate lines which
include Josephson Transmission Lines (JTLs) to propagate pulses.
4 Results
In this section, we provide simulation and experimental results for the operation of the
superconducting nanowire-based cross-point element. Design and fabrication details of
the unit cell will be explained. Finally, to demonstrate the applicability of this approach,
we have emulated training of different neural networks using the experimentally charac-
terized device response.
4.1 Simulation of Incrementally Controllable Symmetric States
The validation of the approach described in this work is first conducted via device level
simulations. The circuit simulator used in this work is based on electrothermal dynam-
ics described in Ref.[20]. Details of this software can be found in Sec.7.1. The circuit
schematic used to represent the cross-point devices is given in Fig.47.
From our simulations, we have determined that the cell can be programmed incremen-
tally through the application of narrow pulses. However, the delivery of such fast pulses
(10 − 100 ps) to the cross-point cells could be achieved by using active transmission lines,
7The yTron on the right branch is simply represented as an inductor since under normal operation it
should never switch.
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Figure 4: Electro-thermal circuit simulations for the unit cell under incremental programming
mode: Circuit schematic of the unit cell (left) and simulation results showing incremental state
control (right). Pulses of same height (for each polarity) were applied to the cell. In this simulation,
the amplitude of the programming pulse was three times the switching current of the constriction
and pulse-widths were 15 ps. The state of the cell was controlled incrementally, with SFQ equivalent
discrete step sizes, in a perfectly symmetric way. Circuit parameters used for this simulation were as
following: Rsource = 10 kΩ, Llead = 1 nH, LNW = 150 pH, Lshunt = 5 pH, Rshunt = 50Ω, INW, switch =
25 µA, Lloop = 10 nH.
such as Josephson Transmission Lines (JTL). The use of JTLs to transmit such short pulses
is a common practice in the field but for fabrication simplicity, it was not pursued in this
work. Therefore, all experimental demonstrations of multi-level programming performed
in this work were done with longer pulses (≥ 10 ns) of variable height (i.e. the devices are
programmed in set-mode instead of increment-mode).
4.2 Design and Fabrication of Unit Cell
Increasing the number of programmable states for the unit cell requires fine control over
the current shuttled per switching event. In our previous work (Ref. [15]), we showed that
this behavior can be obtained by lowering the shunt branch impedance (Rshunt, Lshunt). Fur-
thermore, simulated results indicate that the increased thermal sinking of the active layer
improves the shunting characteristics by providing additional damping over the thermal
response (see Sec.7.2). Considering that at cryogenic temperatures thermal conductiv-
ity, in general, follows electrical conductivity, the design can be improved by placing the
metal layer directly in contact with the constriction (i.e. in situ shunting). This method
reduces Lshunt while also functioning as a heat sink for the constriction. Moreover, when
a shunted nanowire switches, the voltage response is reduced due to the lower effective
normal resistance (RNW //Rshunt ). While this effect is desirable for the constriction; it
7
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Figure 5: Characterizations of the fabricated unit cell and its subcomponents: a) Scanning
electron micrograph of the unit cell with a constriction width of 80 nm. The brighter background is a
manifestation of the presence of the Pt/Ti shunting layer beneath the constriction side. b) Material
stack used for the fabrication of the devices. c) Experimental I-V curve for a stand-alone shunted
nanowire. The absence of hysteresis indicates the shunting is effective. Precise measurement of the
switching current is performed with a lock-in amplifier and the graph is adjusted accordingly. d)
Experimental characterization of a stand-alone yTron that shows the modulation of the switching
current of the bias arm as a function of the current flowing in its sense arm.
makes distinguishing the switched and superconducting state of the yTron difficult. For
this reason, the yTron’s arms were not shunted.
The device mentioned above was fabricated with 25 nm thin film NbN on a metal shunt-
ing stack of 20 nm Ti capped with 5 nm Pt to protect the Ti layer (see Sec.7.2 for details).
Fig.5a shows a scanning electron micrograph of a cross-point element, where the presence
of the metal layer can be seen as a vertical change in contrast. The loop inductance of the
unit cell shown in Fig.5a is estimated to be ≈ 527 pH, which makes the circulating current
quantized in 3.9 µA steps. Another identical shunted constriction fabricated on this chip
was measured to have a switching current of ≈ 36.65 µA. Therefore, under single-flux
level control (i.e. each switching event adds or removes a single-flux-quantum to/from the
loop), the device is expected to have ≈ 19 states (2ISW/(LloopΦ◦)).
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4.3 Experimental Characterization of Multi-Level Programming and Analog Multiplication
The state diagram for the unit cell in Fig.5a is shown in Fig.6a. It can be seen that 33
discrete states could be resolved with this device. This number is greater than the calcu-
lated number of states, which strongly suggests that we are operating in the SFQ limit.
We attribute this discrepancy between the estimated and realized number of states to an
underestimate of loop inductance. Specifically, the superconducting region that is in direct
contact with the metal is expected to have a higher kinetic inductivity as a result of an
effective thinning due to suppression by the shunt. Therefore we expect to have a finer
quantization and a greater number of states as observed.
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Figure 6: State diagram and analog multiplication results for the fabricated unit cell:
a)Switching current of the yTron’s bias arm (state of the cell) as a function of the programming
input. First, a programming input was sent to the device to set the state of the cell. Then, the
readout was performed by sending a ramping input to the yTron’s bias arm and recording current
at which it switched. This operation was repeated for a range of programming inputs to obtain the
state diagram of the unit cell. We have observed 33 discrete levels which can be thought of as a
5-bit memory. b) Analog multiplication results for the unit cell. Similar to the generation of the
state diagram, the cell was first set to a certain state using 50 different programming inputs. Then,
50 different ramping inputs were used to perform the analog multiplication operation described in
Sec.3.2, by recording the time (current) at which yTron’s bias arm switches. Results are presented
as a colormap where the normalized output of the operation is represented with the color, versus
cross-swept programming and ramping inputs.
We then demonstrated the device operating in the proposed multiplication scheme.
Due to the oscilloscope having finer time resolution than voltage resolution, we detected
the switching time (∝ W/x) instead of the integrated area (Fig.2, ∝ W 2/x)8. Fig.6b shows
the normalized output as a function of input level and cell state (programming level).
It can be seen that the output is proportional to the product of input and weight with
the expected characteristics. Due to the existing of the offsets in the multiplicands, the
nonlinearity of multiplication appears less pronounced. A differential readout (i.e. with
a baseline device). It is common in crosspoint architectures to use a differential reading
8In a large-scale implementation, this operation would be achieved using on-chip integrators, with the
method mentioned in Sec.3.2
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between the main array and a reference array [12]. We expect the same approach to
be used in this application, as this provides negative weights and eliminates the offset.
Furthermore, increasing the sensitivity of the yTrons would further improve the devices’
characteristics.
4.4 Emulation of DNN Training Using Characterized Device Response
Following the experimental characterizations, we have implemented an emulator to inves-
tigate how well these devices would perform in a crossbar architecture, being used to train
actual DNNs. For this purpose, we have selected two common benchmark networks and
trained them on an image classification task of handwritten digits (MNIST dataset). The
details of these networks and the method used to emulate the crossbar architectures can
be found in Refs.[12, 13].
We have modeled our devices as perfectly symmetric switching cross-point elements
that have quadratic state diagrams to take into account the W 2x−1 behavior observed
in multiplication. These emulations included analog noise, signal bounds (saturation in
operational amplifiers), ADC/DAC resolutions and stochastic update scheme, but neglected
device-to-device variations (see Sec.7.5). In order to see how the performance depends on
the number of programmable states, each network is trained for four cases of 30, 60, 100,
and 1000 states. Fig.7 shows the learning curve of the fully connected neural network on
the MNIST dataset [12].
0 5 10 15 20 25 30 35 40
epoch
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Figure 7: Emulated training curves of networks on the MNIST dataset, trained by the crossbar
architectures with the characterized device properties: Graphs show classification error on the
test set, with respect to increased training. Each epoch consists of updating the network for all
60000 images in the MNIST training set. Fully-connected neural network is composed of four
layers of 784, 256, 128, and 10 neurons, respectively [12].
The results in Fig.7 show that even with the current capacity of ≈30 states per device,
96.74% testing accuracy can be achieved with the fully connected neural network (with
respect to the 98.2% baseline, trained with conventional digital processors). Furthermore,
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this performance degradation diminished when the number of states was increased to
1000. Similarly, the convolutional neural network provided 98.86% testing accuracy (with
respect to the 99.2% baseline performance). However, this performance required 1000
states from the device, as suggested by Ref.[13] for linear memristive devices. We have
not observed any additional performance degradation due to the non-linear transfer char-
acteristics of our devices. These results signify that the unit cell shown in this work is a
promising candidate to realize the cross-point elements for acceleration of DNN training.
5 Discussion and Conclusions
In this work, we have designed, fabricated, and tested a superconducting nanowire-based
inductive processing element as a cross-point device (Fig.1). Programming of these de-
vices at the single flux quantum (SFQ) limit allowed resolution of 33 discrete, perfectly
non-volatile states (Fig.6). We have proposed and demonstrated a method to perform
analog multiplication of the input with the state of these devices (Fig.2). Furthermore,
using our electro-thermal circuit simulator, we presented the requirements necessary to
use the cell in the incremental programming mode which leads to perfectly symmetric
switching states (Fig.4). Operation of these devices in a crossbar is described for full DNN
training that implements stochastic gradient descent using the back-propagation algorithm
for calculation of the gradients (Fig.3). The concept is further validated using an emulator
which predicts classification errors close to floating point processor baselines, using the
characterized device responses (Fig.7).
The former system-level analysis in Ref.[12, 13] has shown that having symmetric
switching cross-point elements is crucial for building crossbar based DNN training accel-
erators without causing significant performance degradation. The devices made in this
work provides this feature, unlike any other non-volatile memory alternatives. The current
number of states was found to be sufficient to train the fully connected neural network as
shown in Fig.7 however, it needs to be increased to address more complex paradigms (such
as convolutional neural networks or larger scale DNNs). The number of programmable lev-
els can be increased by optimizing the readout mechanism and the device layout. While
addressing 100 states with these devices is realistic in the near future, another order of
magnitude might become challenging without increasing the device size.
The new analog ’multiplication’ process we have implemented is suitable for the pur-
poses of the application, although it is not exactly multiplication. We have shown that the
non-linearity of the multiplication scheme was tolerable by the emulated network train-
ing performances (Fig.7). These results are in good agreement with the findings of prior
studies [12, 13, 19]. Moreover, such an integration-time-modulation-based analog multi-
plication can potentially be used in other existing memristive device families.
The main limitation we see before a large-scale implementation is the routing of the
signals, particularly in the update cycle. As the crossbar in this approach is operated with
currents, the signaling paths require directional elements to propagate the pulses correctly.
On the other hand, forward and backward pass cycles do not suffer from this problem as
they can be controlled using voltage pulses, which are then locally converted to current
pulses at each yTron. A superconducting nanowire-Josephson junction hybrid architec-
ture can potentially overcome these challenges to provide a large-scale (e.g. 1000×1000)
crossbar array. Alternatively, optical pulses might be used to replace one of the update
11
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signals, while the other one functions as a bias input that determines the direction of the
update.
The devices presented in this work are designed in a particular way such that their
weak points can be tolerated by the application and vice versa. Future work will include
scaling up the unit cells to increase memory capacity and programming the device state
incrementally. Ultimately, the concept presented in this work shows promising character-
istics and has the potential to realize acceleration of DNN training without introducing
network performance degradation.
12
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7 Supplementary Materials
7.1 Electrothermal Circuit Simulator
We have built a circuit simulator in the MATLAB environment. In order to model the
behavior of the superconducting nanowires, we have used the hot-spot formation and
decay dynamics discussed in Ref.[20]. A SPICE implementation of the same model is also
existent as reported in Ref.[21]. The simulator used in this work has a built-in dynamic
time stepping algorithm to provide high accuracy and performance. Simulator inputs the
circuit netlist, input waveforms and physical parameters that define the system and outputs
the node voltages and branch currents by solving the system for the thermal and electrical
equations. Further details and other applications of this simulator can be found in Ref.[15].
Superconducting nanowire-based devices (as well as the conventional electrical circuit
components such as resistors, inductors etc.) do not require capturing the phase infor-
mation to describe their operation. In other words, they are not governed by quantum
coherent transport and therefore the evolution of the superconducting phase across these
devices is neglected. Instead, the quantization of flux in the superconducting loop is en-
forced when the nodal and branch quantities reach steady state (following their computa-
tion in the absence of such a constraint).
Finally, the simulated results for the effect of thermal sinking can be found in Fig.8.
Results shown here suggest that the increased thermal conductivity of the substrate can
potentially improve the effectiveness of the shunt resistor.
At cryogenic temperatures, thermal conductivity follows electrical conductivity (due
to the absence of crystal motion caused phononic conductivity). For the conventional
substrates, such as Si, Si2, Si3N4, Al2O39 etc. thermal conductivity is very low, as all of
them are electrical insulators. However, when the constriction is patterned above a metal
island, this layer can work as a heat sink (i.e. a substrate with high thermal conductivity)
and an electrical shunt at the same time.
It must also be noted that this modified shunting method brings some other design
concerns such as proximity effect and heating effect of the metal, both of which can po-
tentially suppress the superconductivity of the active layer. We have used a thick NbN
layer to avoid such a problem. Considering that the electrothermal picture of these sys-
tems is rather complicated, a further extensive analysis will be required to validate the
effect shown in Fig.8. Nonetheless, the shunting method presented method is proven to
be effective in controlling the nanowire behavior as shown in Fig.6a.
9Thermal conductivity of Al2O3 is considerably high at room temperature due to the stiff crystal structure
and high speed of sound of the material. However, this term becomes negligible when the material is cooled
down to cryogenic temperatures since the lattice movements disappear.
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Figure 8: Simulation results for two devices with different thermal conductivities and the same
Rs value: (a) Regular electrical shunting with a relatively large shunt resistor (Rs = 50Ω). (b)
Optimized, electrical and thermal, shunting with the same shunt resistor but 100 times higher
thermal conductivity. Optimized shunting method can achieve SFQ level control even with Rs =
50Ω.
7.2 Fabrication of the Unit Cell
We fabricated these devices on 100 nm Si3N4 on Si substrate. The metal layer was patterned
by a liftoff process (for the fabrication of the shunting islands). For this purpose, we have
used a double layer stack of PMGI-SF9 and S1813, exposed by using Heidelberg A101
direct writer with 7 mW beam at 25% and developed in CD-26. Liftoff was performed by
sonicating the chip in acetone for 180 s. The active NbN layer was then sputtered using
magnetron sputtering at room temperature, following the process described in Ref.[22].
The sheet resistance of the film was calculated using a four-point probe measurement.
Patterning of the active layer was performed using electron beam lithography. We used
ZEP520A as the resist and back-scattered electron detector for the alignment with the
former layer. Exposure was done using Elionix FLS-125, at 500 µC/cm2 dose with 500 pA
beam current for small features (devices) and 40 nA for larger features. The resist was
developed in o-Xylene at 5 ◦C for 90 s followed by 30 s dip in isopropanol and N2 gun dry.
NbN was etched with reactive ion etching using CF4 at 50 W, for a total period of 360 s
partitioned in 3 equal steps. Excess resist was stripped in n-methyl-2-pyrrolidone (NMP)
at 70 ◦C for 1 h. A Zeiss Orion SEM was used to image the devices at 5 kV acceleration
voltage at 4.8 mm working distance using the IL detector with 30 µm aperture width.
Device shown in Fig.5 was originally designed to have 100 nm constriction width and
400 nm wise yTron arms. We have observed that the fabrication yielded in devices that
are ≈10 nm shorter/narrower in all directions. Therefore, we reflected this back to the
layout and calculated that the fabricated device had 35.3 squares. This calculation was
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performed by using a basic environment in COMSOL Multiphysics software. In order to
compute the kinetic inductivity we have used the formula Lkinetic = 1.38RsheetTc . We have
measured on a sister chip that the sheet resistance and the critical temperature of the
active NbN layer were 97.2Ω/2 and 9.0 K respectively providing a kinetic inductivity of
14.9 pH/2. Therefore, we have concluded that the total loop inductance is 526.6 pH leading
to quantization of circulating current in 3.93 µA steps. Note that this is an underestimation
considering that the shunted region is expected to have a higher kinetic inductivity.
7.3 Experimental Setup and Processing of Raw Data
Experimental characterizations of these devices were made under liquid helium immer-
sion conditions using LeCroy Waverunner 620Zi 2 GHz oscilloscope, and Agilent 33600A
Trueform Series arbitrary waveform generator (AWG). Waveforms were programmed us-
ing MATLAB, which controlled the AWG and also acquired the output waveform from the
oscilloscope. We have used DC-4.2 GHz splitters (Mini-Circuits ZFRSC-42) to divide the
signals (programming pulses and readout ramps) between the devices and the oscillo-
scope. Although the device operations are all current controlled, we have chosen to report
all of the results in voltage levels. This choice was made to avoid any misrepresentation
since we were not able to accurately measure the current values going into the device
ports.
Similarly, we have reported the read trigger times of the yTron bias arm, instead of the
current equivalents of these values. These measurements we conducted by first getting the
voltage waveform appearing on the bias arm of the yTron. Then, using an arbitrary thresh-
olding level, the switching time of the bias arm was registered through the built-in func-
tions of the LeCroy Waverunner 620Zi. We note that a similar measurement could have
also been implemented using the integration functions of the oscilloscope. This method
would have been closer to the technique we have proposed for the multiplication as well.
However, it was realized that the timing resolution of the instrument was superior to that
of the amplitude resolution. Similar measurement techniques and details can be found in
Ref.[15].
Each data-point shown in Fig.6a is an average of 50 consecutive readouts, following a
single programming input. When the dynamic range of the states is normalized in between
0 to 1, the average standard deviation of read trigger level was found to be 1.60×10−4. For
practical purposes, we chose not to plot the results in error-bars, as the standard deviation
is very small. This result also suggests that the readout could have been performed at a
single run as well.
The multiplication results shown in Fig.6b are obtained very similarly to that of the
state diagram mentioned above. We have first adjusted the ranges of the programming
input and the ramping input in a way, such that the diagonal values are approximately
the same. This choice was made in order to clearly represent the effects of each input
on the output. Between each ramping input, the state of the device was reset with a
high negative pulse. Following the former results, showing low standard variation across
successive readouts, the number of readouts per point is reduced to 10 in this experiment.
We have observed for a given ramping input, the average standard deviation (following
the same normalization procedure described above) to be 1.04× 10−4.
On the other hand, it can be seen that the sensitivity to the ramping input is still
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higher than that to the programming input. This behavior manifests itself in the constant
output contours shown in Fig.6b, where the curvatures are less than expected. One way to
analyze this issue is to consider it as a limited dynamic range problem as any multiplication
contour-map would appear linear when the axes are not balanced. Therefore, improved
yTron designs might be able to address this issue. Nonetheless, for the application of
DNN training, similar to the quadratic behavior, this imperfection can be tolerated by the
algorithm.
7.4 Reproducibility and Additional Results
In addition to the device reported in the main body, we have fabricated devices with dif-
ferent yTron geometries and loop sizes. We have observed the yTron behavior varied even
depending on whether the device was connected to a loop geometry or not. This behav-
ior can be seen between the results reported in Fig.5d and Fig.6, where the former has a
very linear response in the operating regime while the latter has a second deflection point.
We suspect that this characteristic can be attributed to switching different spots on the
bias arm under different conditions. However, we have not found conclusive experimen-
tal evidence to diagnose the exact reasoning behind this phenomenon. Nonetheless, for
the purposes of demonstrating the operation of our cross-point elements, all of the yTrons
we have tested proved to be sensitive to the changes in the circulating current (i.e. op-
erational). It remains as an open question how to optimize yTron geometry by means of
widths of the arms, connection angle, and distance from the corners of the main loop.
Furthermore, we have also experimented with a loop that is larger than the device
we report in the main body. Following the similar calculations described above, this loop
was found to have a total inductance of 3.94 nH, leading to quantization of current with
525.16 nA steps. Fig.9 shows the state diagram for this device. This device shows a con-
tinuum of ’states’, however, due to the absence of observable quantization effects, defining
them as states is not practical. Analyses of these result suggest that the number of states
is limited by the readout resolution instead of the programming capability of the shunted
constriction. Each data-point shown in this graph is an average of 50 consecutive read-
outs without any rewriting similar to the one explained above in the experimental setup
section. When the dynamic range is normalized in between 0 to 1, the average standard
deviation for each programming input was found to be 1.03× 10−3 which is approximately
6.4 times the average deviation observed for the small device.
7.5 DNN Emulator
The DNN emulator used in this work is a direct implementation of the software developed
and used in Refs.[12, 13, 19]. For comparison with the studies conducted in Refs.[12, 13,
19], Table 1 is provided below. Noise and bound management techniques discussed in
Ref.[13] are used in all emulations as well.
Parameter Mini-batch Size Learning Rate Bit-length Noise Signal Bound DAC ADC
Value 1 0,01 10 0.06 12 5-bit 9-bit
Table 1: Hyperparameter set used in the DNN emulator. For detailed explanation of the system see
Ref. [12].
.
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Figure 9: State diagram for the larger loop based cell: Analogous results to the ones shown
in Fig.6. Loop inductance is 3.94 nH, leading to quantization of current with 525.16 nA steps. A
continuum of states is observed due to the resolution limit of the yTron and the setup.
Furthermore, when the device is set to the highest state, additional incremental pulses
do not lead to any change, which can be viewed as a saturated behavior. All devices were
assumed to be the same due to the absence of such statistical information to us at the
moment. Due to the quantum-mechanically dictated quantization levels, we do not expect
radical variations in the number of states. However, the individual devices might have
different weight coefficients which is neglected in these simulations. A detailed variation
sensitivity analysis can be found in Ref.[12].
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